View I90135_1178971.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

I90135 Product Data Sheet Version 1.2 (June 1999)
I90135-ADSL Digital Chip
Features
! ANSI T1.413 Issue 2 standard DMT modem with embedded, bypassable, ATM framer Byte interface or standard Utopia level 1 and level 2 ATM interfaces Main functions include: Receive Direction: - Rotor and adaptive frequency domain equalizing - Demapping of DMT carriers into a digital bitstream, including 4D trellis coding - Error and noise monitoring on individual carriers and pilot tones - Reed-Solomon decoding and deinterleaving - ADSL deframing - ATM cell-specific deframing (can be bypassed) - 144-pin PQFP package - Power consumption 1 watt at 3.3V Transmit Direction: - ATM cell-specific framing - ADSL framing - Reed-Solomon encoding - Mapping of digital bitstream onto DMT carriers - Rotor and frequency domain gain correction
General Description
! !
ITeX's I90135 is the DMT modem and ATM Framer of the Apollo series rate adaptive ADSL chipset. The I90135 is intended to be used in combination with I80134 analog front end. In addition, the control function of the chipset can be performed on a dedicated external controller (see figure 1.1) or on host/control software eliminating the need for a microcontroller (see figure 1.2). The I90135 may be used in both ATU-C (central office) and ATU-R (remote) applications. The chip provides both a cellbased UTOPIA level 1 and 2 ATM data interface to the host and a non-ATM synchronous bit stream. The I90135 performs the DMT modulation, demodulation, Reed-Solomon encoding, bit interleaving, and 4D trellis coding. The I90135 is in a 144-pin PQFP package.
Integrated Telecom Express, Inc.
1
I90135 Product Data Sheet Version 1.2 (June 1999)
UTOPIA 1 & 2 interface
ATM
I90135 DMT Modem and ATM Framer
I80134 Analog Front End
Hybrid
POTS Splitter
Line
A/B
STM bitstream
Microprocessor or dedicated controller
FLASH
RAM
Figure 1.1: General Block Diagram
PCI
AFE
ADSL Controller Software
I90188 PCI Controller
Utopia
I90135 DMT Modem and ATM Framer
I80134 Analog Front End
POTS Splitter
Line
Host Based
A/B
Figure 1.2: General Block Diagram (Controllerless Configuration)
Integrated Telecom Express, Inc.
2
I90135 Product Data Sheet Version 1.2 (June 1999)
Block Diagram
Test Signals Clock
Test Module
Data Symbol Timing Unit
VCXO
SLAP
AFE Interface
DSP
Front-end
FFT/ IFFT Rotor
Trellis Coding Mapper/ Demapper
Generic TC Reed/ Solomon ATM Specific TC
Interface Module
Utopia
Reset
Controller Interface
Reset Figure 2: I90135 Block Diagram
Controller Bus
General Purpose I/Os
Introduction
The following essential describes the sequence of actions for the receive direction, corresponding functions for the transmit direction are readily derived.
The DSP front end contains four parts in the receive direction: the input selector, the analog front end interface, the decimator and the time equalizer. The input selector
DSP Front End
is used internally to enable test loopbacks inside the chip. The analog front end interface transfers 16-bit word, multiplexed on four input/output signals. As a result, four dock cycles are needed to transfer one word. The decimator receives the 16-bit samples at 8.8 MHz (as sent by the analog front end chip) and reduces this rate to 2.2 MHz.
Integrated Telecom Express, Inc.
3
I90135 Product Data Sheet Version 1.2 (June 1999)
The Tme Equalizer (TEQ) module is an FIR filter with programmable coefficients. Its main purpose is to reduce the effect of Inter-Symbol Interferences (ISI) by shortening the channel impulse response. Both the decimator and TEQ can be bypassed. In the transmit direction, the DSP front end includes: sidelobe filtering, clipping, delay equalization, and interpolation. The sidelobe filtering and delay equalization are implemented by IIR filters, reducing the effect of echo in FDM systems. Clipping is a statistical process limiting the amplitude of the output signal, optimizing the dynamic range of the AFE. The interpolator receives data at 2.2 MHz and generates samples at a rate of 8.8 MHz.
the FFT is followed by a Frequency Domain Equalizer (FEQ) and a rotor (phase shifter). In the TX path, the IFFT transforms the DMT symbol generated in the frequency domain by the mapper into a time domain representation. The IFFT block is proceed by a fne tune gain and a rotor stage, allowing for a compensation of the possible frequency mismatch between the master clock frequency and the transmitter clock frequency (which may be locked to another reference). The FFT module is a slave DSP engine controlled by the transceiver controller. It works off line and communicates with the other blocks via buffers controlled by the DSTU block. The DSP executes a program stored in a RAM area, a very flexible implementation open for future enhancements.
This computational module is a programmable DSP unit. Its instruction set enables functions like FFT, IFFT, scaling, rotor, and Frequency Equalization (FEQ). This block implements the core of the DMT algorithm as specified in ANSI T1.413. In the RX path, the 51 2-point FFT transforms the time domain DMT symbol into a frequency domain representation, which can be further decoded by the subsequent demapping stages. After the first stage time domain equalization and FFT block an essentially ICI (InterCarrier Interferences)-free carrier information stream has been obtained. This stream is still affected by carrier-specific channel distortion resulting in an attenuation of the signal amplitude and a rotation of the signal phase. To compensate for these effects,
DMT Modem
The Digital PLL module receives a metric for the phase error of the pilot tone. In general, the clock frequencies at the transmitter and receiver do not match exactly. The phase error is filtered and integrated by a low pass filter, yielding an estimation of the frequency offset. Various processes can use this estimate to deal with the frequency mismatch. In particular, small accumulated phase error can be compensated in the frequency domain by a rotation of the received code constellation (Rotor). Larger errors are compensated in the time domain by inserting or deleting clock cycles in the sample input sequence.
DPLL
Integrated Telecom Express, Inc.
4
I90135 Product Data Sheet Version 1.2 (June 1999)
The demapper converts the constellation points computed by the FFT to a block of bits. This essentially consists in identifying a point in a 2D QAM constellation plane. The demapper supports trellis coded demodulation and provides a Viterbi maximum likelihood estimator. When the trellis is active, the demapper receives an indication for the most likely constellation subset to be used. In the transmit direction, the mapper performs the inverse operation, mapping a block of bits into one
Mapper/Demapper, Monitor, Trellis Coding, FEQ Update
constellation point (in a complex x+jy representation) which is passed to the IFFT block. The Trellis Encoder generates redundant bits to improve the robustness of the transmission, using a 4-Dimensional Trellis Coded Modulation scheme. The Monitor computes error parameters for carriers specified in the Demapper process. Those parameters can be used for updates of adaptive filters coefficient, clock phase adjustments, error detection, etc. A series of values is constantly monitored, such as signal power, pilot phase deviations, symbol erasures generation, loss of frame, etc.
Pin Diagram
AFTXD_3 VDD 143 144
AFTXD_2 142
AFTXD_1 VSS 140 141
AFTXD_0 139
VDD IDDQ 137 138
AFTXED_3 136
VSS AFTXED_2 134 135
AFTXED_1 133
VDD AFTXED_0 131 132
CTRLDATA 130
CLWD MCLK 128 129
VSS 127
AFRXD_2 AFRXD_3 125 126
AFRXD_1 124
VDD AFRXD_0 122 123
GP_OUT PDOWN 120 121
TESTSE 119
VSS TRSTB 117 118
TCK 116
TMS VDD 114 115
TDO 113
SLT_FRAME_S 111 TDI 112
SLT_REQ_S 110
VSS 109
VSS AD_0 AD_1 AD_2 VDD AD_3 AD_4 VSS AD_5 AD_6 VDD AD_7 AD_8 AD_9 VSS AD_10 AD_11 VDD AD_12 VSS PCLK VDD AD_13 AD_14 AD_15 VSS BE1 ALE VDD CSB WR_RDB RDYB OBC_TYPE INTB RESETB VSS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38 37 U_RXDATA_0 VDD 39 U_RXDATA_1 41 40 U_RXDATA_2 VSS 42 U_RXDATA_3 44 43 U_RXDATA_4 VDD 45 47 46 48 50 U_RX_ADDR_0 49 VDD 51 U_RX_ADDR_1 53 U_RX_ADDR_3 52 U_RX_ADDR_2 54 56 GP_IN_0 55 U_RX_ADDR_4 57 59 58 61 60 62 64 63 65 67 66 68 70 69 71 72
108 107 106 105 104 103 102
VDD SLT_REQ_F SLT_DAT_S0 SLT_DAT_S1 SLT_DAT_F0 SLT_DAT_F1 VSS
AFE
TEST SLAP
101 SLT_FRAME_F 100 SLAP_CLOCK 99 SLR_VAL_F 98 97 96 95 94 93 SLR_DAT_F0 SLR_DAT_F1 SLR_VAL_S VDD SLR_DAT_S0 SLR_DAT_S1
OBC
92 SLR_FRAME_S 91 VSS 90 SLR_FRAME_F 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 U_TX_ADDR_0 U_TX_ADDR_1 U_TX_ADDR_2 VDD U_TX_ADDR_3 U_TX_ADDR_4 U_TX_DATA_0 U_TX_DATA_1 VDD U_TX_DATA_2 U_TX_DATA_3 U_TX_DATA_4 U_TX_DATA_5 VDD U_TX_DATA_6 U_TX_DATA_7 VSS
UTOPIA
Figure 3: Pinout (Topside View)
U_RXDATA_5
U_RXDATA_6 VSS
U_RXDATA_7
U_RX_REFB U_TX_REFB
U_RX_CLAV
U_TX_CLAV U_TXSOC
VSS U_RXENBB
U_TXENBB
U_RXSOC U_RXCLK
U_TXCLK
VSS GP_IN_1
VDD
VDD
VDD
VSS
Integrated Telecom Express, Inc.
5
I90135 Product Data Sheet Version 1.2 (June 1999)
Pin Assignment and Description
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 Mnemonic VSS AD_0 AD_1 AD_2 VDD AD_3 AD_4 VSS AD_5 AD_6 VDD AD_7 AD_8 AD_9 VSS AD_10 AD_11 VDD AD_12 VSS PCLK VDD AD_13 AD_14 AD_15 VSS BE1 ALE VDD CSB WR_RDB RDYB OBC_TYPE INTB RESETB VSS VDD U_RxData_0 U_RxData_1 Type B B B B B B B B B B B B B Supply VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD B B B I I VDD VDD VDD VDD VDD Driver BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR IBUF BD8SCR BD8SCR BD8SCR IBUF IBUF BS B B B B B B B +3.3 Volts power supply B B B 0 Volt GROUND B B +3.3 Volts power supply B I B B B I C 0 Volt GROUND Address [1] input Used to latch the address of the internal register to be accessed +3.3 volts power supply Chip selected to respond to bus cycle Specifies the direction of the access cycle ATC Mode Selection Requests ATC interrupts service Hard reset 0 Volt GROUND +3.3 Volts power supply UTOPIA RX Data 0 UTOPIA RX Data 1 0 Volt GROUND Processor clock +3.3 Volts power supply Description 0 Volt GROUND Micro processor interface Address / Data 1 Address / Data 2 +3.3 Volts power supply Address / Data 3 Address / Data 4 0 Volt GROUND
I I OZ I-PD O I
VDD VDD VDD VDD VDD VDD
IBUF IBUF BT4CR IBUF IBUF IBUF
I I O I O I
OZ OZ
VDD VDD
BD8SCR BD8SCR
B B
Integrated Telecom Express, Inc.
6
I90135 Product Data Sheet Version 1.2 (June 1999)
Pin 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
Mnemonic VSS U_RxData_2 U_RxData_3 VDD U_RxData_4 U_RxData_5 VSS U_RxData_6 U_RxData_7 VDD U_RxADDR_0 U_RxADDR_1 U_RxADDR_2 U_RxADDR_3 VSS U_RxADDR_4 GP_IN_0 VDD GP_IN_1 VSS U_RxRefB U_TxRefB VDD U_RxCLK U_RxSOC U_RxCLAV U_RxENBB VSS U_TxCLK U_TxSOC U_TxCLAV U_TxENBB VDD VSS U_TxData_7 U_TxData_6 VDD U_TxData_5 U_TxData_4 U_TxData_3 U_TxData_2 VDD
Type OZ OZ OZ OZ OZ OZ I I I I I I-PD I-PD O I I O-Z O-Z I I I O-Z I
Supply VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
Driver BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR BD8SCR IBUF IBUF IBUF IBUF IBUF IBUFDQ IBUFDQ IBUF BT4CR IBUF BD8SCR BD8SCR IBUF IBUF IBUF BD8SCR IBUF
BS B B B B B B I I I I I I I O I
Description 0 Volt GROUND UTOPIA RX Data 2 UTOPIA RX Data 3 +3.3 Volts power supply UTOPIA RX Data 4 UTOPIA RX Data 5 0 Volt GROUND UTOPIA RX Data 6 UTOPIA RX Data 7 +3.3 Volts power supply UTOPIA RX Address 0 UTOPIA RX Address 1 UTOPIA RX Address 2 UTOPIA RX Address 3 0 Volt GROUND UTOPIA RX Address 4 General purpose input +3.3 Volts power supply General purpose input 1 0 Volt GROUND 8 kHz clock to ATM device 8 kHz from network VSS +3.3 Volts power supply Receive interface Utopia clock Receive interface Start of Cell indication
0 Volt GROUND Transmit interface Utopia clock Transmit interface Start of Cell indication UTOPIA TX Enable +3.3 Volts power supply 0 Volt GROUND UTOPIA TX Data 7 UTOPIA TX Data 6 +3.3 Volts power supply UTOPIA TX Data 5 UTOPIA TX Data 4 UTOPIA TX Data 3 UTOPIA TX Data 2 +3.3 Volts power supply
I I I I I I
VDD VDD VDD VDD VDD VDD
IBUF IBUF IBUF IBUF IBUF IBUF
I I I I I I
Integrated Telecom Express, Inc.
7
I90135 Product Data Sheet Version 1.2 (June 1999)
Pin 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124
Mnemonic U_TxData_1 U_TxData_0 U_TxADDR_4 U_TxADDR_3 VDD U_TxADDR_2 U_TxADDR_1 U_TxADDR_0 SLR_FRAME_F VSS SLR_FRAME_S SLR_DATA_S_1 SLR_DATA_S_0 VDD SLR_VAL_S SLR_DATA_F_1 SLR_DATA_F_0 SLR_VAL_F SLAP_CLOCK SLT_FRAME_F VSS SLT_DATA_F_1 SLT_DATA_F_0 SLT_DATA_F_1 SLT_DATA_F_0 SLT_REQ_F VDD VSS SLT_REQ_S SLT_FRAME_S TDI TDO TMS VDD TCK VSS TRSTB TESTSE GP_OUT PDOWN VDD AFRXD_0 AFRXD_1
Type I I I I I I I O O O O O O O O O O I I I I O
Supply VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
Driver IBUF IBUF IBUF IBUF IBUF IBUF IBUF BT4CR BT4CR BT4CR BT4CR BT4CR BT4CR BT4CR BT4CR BT4CR BT4CR IBUFDQ IBUFDQ IBUFDQ IBUFDQ BT4CR
BS I I I I I I I
O O I-PU OZ I-PU I-PD I-PD I O O I I
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
BT4CR BT4CR IBUFDQ BT4CR IBUFDQ IBUFDQ IBUFDQ IBUF BD8SCR BT4CR IBUF IBUF
none
O O I I
Description UTOPIA TX Data 1 UTOPIA TX Data 0 UTOPIA TX Address 4 UTOPIA TX Address 3 +3.3 Volts power supply UTOPIA TX Address 2 UTOPIA TX Address 1 UTOPIA TX Address 0 Frame Identifier Fast 0 Volt GROUND Frame Identifier Interleaved Data Interleave 1 Data Interleave 0 +3.3 Volts power supply Data Valid Indicator Interleaved Data Fast 1 Data Fast 0 Data Valid Indicator Fast Clock for SLAP I/F Start of Frame Indicator Fast 0 Volt GROUND Fast Data 1 Fast Data 0 Data 1 Data 0 Byte Request Fast +3.3 Volts power supply 0 Volt GROUND Byte Request Interleaved Start of Frame Indication Interleaved JTAG I/P JTAG O/P JTAG Mode Select +3.3 Volts power supply JTAG Clock 0 Volt GROUND JTAG Reset Enables scan test mode General purpose analog output Power down analog front end +3.3 Volts power supply Receive data nibble Receive data nibble
Integrated Telecom Express, Inc.
8
I90135 Product Data Sheet Version 1.2 (June 1999)
Pin 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
Mnemonic AFRXD_2 AFRXD_3 VSS CLWD MCLK CTRLDATA VDD AFTXED_0 AFTXED_1 VSS AFTXED_2 AFTXED_3 VDD IDDq AFTXD_0 AFTXD_1 VSS AFTXD_2 AFTXD_3 VDD
Type I I I I O O O O O I O O O O
Supply VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
Driver IBUF IBUF IBUF IBUF BT4CR BT4CR BT4CR BT4CR BT4CR IBUF BT4CR BT4CR BT4CR BT4CR
BS I I I C O O O O O
none
O O O O
Description Receive data nibble Receive data nibble 0 Volt GROUND Start of word indication Master clock Serial data transmit channel +3.3 Volts power supply Transmit echo nibble Transmit echo nibble 0 Volt GROUND Transmit echo nibble Transmit echo nibble +3.3 Volts power supply Test pin, active high Transmit data nibble Transmit data nibble 0 Volt GROUND Transmit data nibble Transmit data nibble +3.3 Volts power supply
Package
The I90135 is available in a 144-pin PQFP package.
(c)1998 ITeX and Alcatel Alsthom. ITeX is a trademark of Integrated Telecom Express, Inc. All other trademarks are the sole property of their respective owners. Windows is a trademark of Microsoft Corporation. ITeX's Standard Terms and Conditions, available upon request, apply to all sales. All specifications are subject to change without notice.
Integrated Telecom Express, Inc.
9

▲Up To Search▲

Price & Availability of I90135

	To Download I90135 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .